A programmable, multiple-function timing module has been developed for use in transuranic (TRU) waste analysis applications at the Idaho National Engineering Laboratory. The Programmable Multi-Timer (PRMT) is an expanded version of a module originally built for accelerator-based active photon interrogation ex- 1, 2 periments . During the course of the experiments, it became obvious that a more versatile timer was needed to meet several unforeseen requirements. The PRMT was designed to meet the new requirements and to serve as a general-purpose timing module for other appl ications.
Summary
A programmable, multiple-function timing module has been developed for use in transuranic (TRU) waste analysis applications at the Idaho National Engineering Laboratory. The Programmable Multi-Timer (PRMT) is an expanded version of a module originally built for accelerator-based active photon interrogation ex- 1, 2 periments . During the course of the experiments, it became obvious that a more versatile timer was needed to meet several unforeseen requirements. The PRMT was designed to meet the new requirements and to serve as a general-purpose timing module for other appl ications.
For photon interrogation, two independent timing gates (Tl and T2) of variable width and delay are required. The gates are used to seperate induced prompt and delayed photofission neutrons that occur after an accelerator injection pulse. The Tl/T2 circuits are triggered ON by the application of an externally applied trigger pulse from the accelerator. The Tl and T2 gating pulses are generated at the end of user-programmed delays after the trigger pulse. In addition to the external trigger capability, the PRMT has been designed to trigger the T1/T2 circuits from a variable, internal, periodic source. Delay times and pulse widths are variable from 0 to 999 X 107 microseconds.
A 24-hour time-of-day (TOD) clock has been included in the PRMT. The PRMT has the capability of generating two independent timing gates based on timeof day requirements. Two variable general-purpose reference frequency outputs are also available from the TOD clock.
User-selected operating parameters for the Tl/T2 circuits, trigger selection, the TOD clock and gates, and the reference frequencies are loaded in memory in the PRMT. Memory includes data latches and a random access memory (RAM).
A print mode circuit permits hard-copy output from the RAM to a strip printer or TTY via a standard ORTEC printing 1oop.
In addition to its use in photon interrogation, the PRMT is being used as a controller for neutron multiplication experiments. In conjunction with various special-purpose modules, data for neutron time correlated distributions can be obtained.
The PRMT is regularly used as a gate and/or trigger controller for external equipment such as oscilloscopes, pulse height analyzers, etc.
OPERATION
The PRMT is operated from the front panel via two sets of thumbwheel switches, two pushbutton switches, and two toggle switches. A two digit thumbwheel switch selects 1 Print Interface. The PRMT module has been designed to be connected in a standard ORTEC printing system. A simplified block diagram is shown in Figure 4 . The printer used in this system is an ORTEC Model 777A Line Printer. The PRMT can be inserted at any position within the loop. The PRMT data fed to the printer is sixteen channels of four BCD digits each. The data comes from the RAM within the PRMT. The purpose of the printing capability is to obtain a hard-copy output of the PRMT operating parameters along with accumulated data from external counters, timers, et al. Figure 3 , BCD data from the user-controlled function address switches is converted to binary and fed to a data selector in Figure 4 as a function address. (2) Once each minute, the TOD clock triggers the MEMORY CONTROL circuits in Figure 4 . The MEMORY CONTROL outputs feed a binary counter in Figure 4 that automatically generates five memory addresses to update the TOD in memory, and to output data for the RTC gating pulse comparators. (3) During a PRINT cycle, the PRINT CONTROL circuits in Figure 4 generate memory addresses 0-15 to output data to the external printer. One of the address sources (1), (2), or (3) is fed to the RAM through data selectors shown in Figure 4 
